12_Memory.pdf

(1067 KB) Pobierz
Pamiİġ ulotna RAM
Pamiħę ulotna RAM Volatile R andom A ccess M emory)
Technika cyfrowa 2
  utrata cc
ccc
wykĀad 12
  SRAM c
c
c
cc
c
cc
Pamiħci procesorw
  DRAM c
c
Katedra Metrologii Elektronicznej i Fotonicznej
Andrzej Stİpieĺ
Pamiİġ nieulotna NVRAM
Pamiİġ ROM (R ead -O nly M emory )
  ccccc
  ROM cccc
  PROM Programmable ROM
c
  EPROM Electrically Programmable ROM
c
  OTP EPROM
  EEPROM Erasable Electrically Programmable ROM
c
  Flash EEPROM c
cc
Pamiħę nieulotna NVRAM N V R A cc M
  zachowanie cc
ccc
cc
c
c c
cc
cc
c
cc
ccc
Memory Attributes
APPLICATION NOTE 63. Using Nonvolatile Static RAMs.
Dallas Semiconductor, Mar 29, 2001
Memory Parameter (www.st.com
Memories)
  Memory Size c c c
ccc
  Supply Voltage c
c
  Memory Organization
  Access Time
  Chip Enable c
  Output Enable
  Programming Voltage Current
c c c
  Standby Supply Voltage Current c
c c
  Operating Temperature c
c
c
c
Static RAM +++
+ +++ +++
DRAM
+++
+++ ++ +++
PSEUDO
STATIC RAM +
+
++
+ +++
NV SRAM
+++ ++ + +++ +++ ++
Flash
++ ++ ++ ++ ++
+
++
EEPROM
+
++
+
+
+
+
EPROM
++ ++ ++ ++
+
++
OTP EPROM +++ +++ +++ +++ +
+++
ROM
+++ +++ +++ +++ +
+++
1
788028501.393.png 788028501.404.png 788028501.415.png 788028501.425.png 788028501.001.png 788028501.012.png 788028501.023.png 788028501.034.png 788028501.045.png 788028501.055.png 788028501.066.png 788028501.077.png 788028501.088.png 788028501.099.png 788028501.109.png 788028501.120.png 788028501.131.png 788028501.142.png 788028501.153.png 788028501.164.png 788028501.175.png 788028501.186.png 788028501.197.png 788028501.208.png 788028501.219.png 788028501.230.png 788028501.241.png
 
Memory - Signal Names
Microprocessor
& Memory
  V CC
  V SS
  V PP
  A 0 .. A XX
  D 0 .. D XX Q 0 .. Q XX
  RD
  WR
  CS E
  O E G
  P
  NC c
  DU
c
ROM
Memory
Address Bus
Data Bus
Microprocessor
Microcontroller
RAM
Memory
Single CS SRAM & dual CS SRAM
Single CS SRAM & dual CS SRAM
TNAL9803. BENEFIT OF
DUAL CS. TECHNICAL
NOTE
SAMSUNG Electronics CO.,
LTD. 1998
TNAL9803. BENEFIT OF DUAL CS. TECHNICAL NOTE
SAMSUNG Electronics CO., LTD. 1998
  cc
c
  c ccc
c
  c c
c
SRAM ( S tatic R andom A ccess M emory)
NV SRAM ( N on V olatile S tatic R andom A ccess M emory)
  ccc
c
  c
c
c c
c c
  c
  cccc
c cc
c
  c cc
cc
c
  cc
  c
  cc
  c
c c cc
ccc
2
788028501.262.png 788028501.273.png 788028501.284.png 788028501.295.png 788028501.306.png 788028501.317.png 788028501.328.png 788028501.339.png 788028501.350.png 788028501.361.png 788028501.372.png 788028501.378.png 788028501.379.png 788028501.380.png 788028501.381.png 788028501.382.png 788028501.383.png 788028501.384.png 788028501.385.png 788028501.386.png 788028501.387.png 788028501.388.png 788028501.389.png 788028501.390.png 788028501.391.png 788028501.392.png 788028501.394.png 788028501.395.png 788028501.396.png 788028501.397.png 788028501.398.png 788028501.399.png 788028501.400.png 788028501.401.png 788028501.402.png 788028501.403.png 788028501.405.png 788028501.406.png 788028501.407.png 788028501.408.png 788028501.409.png 788028501.410.png 788028501.411.png 788028501.412.png 788028501.413.png 788028501.414.png 788028501.416.png 788028501.417.png 788028501.418.png 788028501.419.png 788028501.420.png 788028501.421.png 788028501.422.png
 
SRAM
K6R1008V1D (1/4)
SRAM Single Access Read Cycle
K6R1008V1D.
1Mb Asynchronous
Fast SRAM High-Speed
CMOS Static RAM.
Samsung Electronics
June 2003
c
cc
t RC
c
t AA
t OH
???
SRAM - READ K6R1008V1D-08 (3/4)
SRAM K6R1008V1D-08/ -10 (2/4)
c
c
c
c
cc
c
cc
c
cc
c
SRAM - Write K6R1008V1D-08 (4/4)
Memory
& Memory (1/2)
K6R1008V1D. 1Mb Asynchronous Fast SRAM High-Speed CMOS
Static RAM. Samsung Electronics June 2003
K6F1008V2C. 128Kx8 bit Super Low Power and Low Voltage
CMOS Static RAM. Samsung Electronics, March 2005
c
m
c
( OE =Low Fixed)
(CS = Controlled)
c
cc
cc
3
788028501.423.png 788028501.424.png 788028501.426.png 788028501.427.png 788028501.428.png 788028501.429.png 788028501.430.png 788028501.431.png 788028501.432.png 788028501.433.png 788028501.434.png 788028501.435.png 788028501.002.png 788028501.003.png 788028501.004.png 788028501.005.png 788028501.006.png 788028501.007.png 788028501.008.png 788028501.009.png 788028501.010.png 788028501.011.png 788028501.013.png 788028501.014.png 788028501.015.png 788028501.016.png 788028501.017.png 788028501.018.png 788028501.019.png 788028501.020.png 788028501.021.png 788028501.022.png 788028501.024.png 788028501.025.png 788028501.026.png 788028501.027.png 788028501.028.png 788028501.029.png 788028501.030.png 788028501.031.png 788028501.032.png 788028501.033.png 788028501.035.png 788028501.036.png 788028501.037.png 788028501.038.png 788028501.039.png 788028501.040.png 788028501.041.png 788028501.042.png 788028501.043.png 788028501.044.png 788028501.046.png 788028501.047.png 788028501.048.png 788028501.049.png 788028501.050.png 788028501.051.png 788028501.052.png 788028501.053.png
 
Memory
& Memory (2/2)
Synchronous Pipelined SRAM
K6R1008V1D. 1Mb Asynchronous Fast SRAM High-Speed CMOS
Static RAM. Samsung Electronics June 2003
K6F1008V2C. 128Kx8 bit Super Low Power and Low Voltage
CMOS Static RAM. Samsung Electronics, March 2005
K7P323688M / K7P321888M.
1Mx36 & 2Mx18 Synchronous Pipelined SRAM
SAMSUNG Electronics CO., LTD.
c
  Pipeline cc
cc c
cc
ccc
cc
c
c
c
  Flow-through cc
cc
cc
Synchronous Pi pelined S RA M Timing Waveforms of Normal
Active Cycles (G Controlled, SS=Low)
Synchronous Pipelined SRAM Functional Block Diagram
c
Read
Address
Register
>3,3ns
c
A1
A2
A3
A4
A5
A4
Write
Address
Register
c
c
Q1
Q2
D3
D4
Q5
Q4
c
c
  D3, D4 c A3, A4
  Q4 c
A4 ccc
c
c
Synchronous Pipelined SRAM IEEE 1149.1 Test Access Port &
Boundary SCAN-JTAG
DRAM ( D ynamic R andom A ccess M emory)
cc
c
cc
c
c
c
c
 
c c
  c c
cc c c
  c
c
  cc c
c
  cccc
4
788028501.054.png 788028501.056.png 788028501.057.png 788028501.058.png 788028501.059.png 788028501.060.png 788028501.061.png 788028501.062.png 788028501.063.png 788028501.064.png 788028501.065.png 788028501.067.png 788028501.068.png 788028501.069.png 788028501.070.png 788028501.071.png 788028501.072.png 788028501.073.png 788028501.074.png 788028501.075.png 788028501.076.png 788028501.078.png 788028501.079.png 788028501.080.png 788028501.081.png 788028501.082.png 788028501.083.png 788028501.084.png 788028501.085.png 788028501.086.png 788028501.087.png 788028501.089.png 788028501.090.png 788028501.091.png 788028501.092.png 788028501.093.png 788028501.094.png 788028501.095.png 788028501.096.png 788028501.097.png 788028501.098.png 788028501.100.png 788028501.101.png 788028501.102.png 788028501.103.png 788028501.104.png 788028501.105.png 788028501.106.png
 
SRAM / DRAM Cell
DRAM Architecture
c
SRAM Cell
DRAM Cell
c
c
c
cc
cc
Memory
Array
C
ccc
cc c
c
1. Activation:
ccc
c
2. Access Column:
c
3. Precharge:
c
c
cc
DRAM - timing
What does 4-3-3 SDRAM mean
Engineer To Engineer. Note EE-126 Contributed by Robert Hoffmann,
European DSP Applications. Analog De vi ces, Rev1 (20-March-02)
t RP = 20 n s
4 Î 3 Î 3
CL = t CAC / t CLK = 3,33
4
c
t RP / t CLK = 2,67
3
t R CD = 20 ns
t RCD / t CLK = 2,67
3
t CAC = 25 ns
What does 2-3-3-6-1T DRAM mean
DRAM Refresh
Engineer To Engineer. Note EE-126 Contributed by Robert Hoffmann.
European DSP Applications. Analog Devices, Rev1 (20-March-02)
TN-04-30. VARIOUS METHODS OF DRAM REFRESH
Rev. 2/99, Micron Technology
t RAS = 40 ns
t RP = 20 n s
2 Î 3 Î 3 Î 6
CL = t CAC / t C LK = 2
2
c
t RP / t CLK = 2,67
3
  ccc capacitor
20-40 fF ccc
c ccc c
t R CD = 20 ns
t RCD / t CLK = 2,67
3
t RAS / t CLK = 5,33
6
t CAC = 15 ns
Bank cycle time
  DRAM refresh c c
c
Note: The Refresh uses internal read during t RAS and write during t RP .
Note: The Refresh row cycle t RC =t RAS +t RP .
  3 refresh modes
5
788028501.107.png 788028501.108.png 788028501.110.png 788028501.111.png 788028501.112.png 788028501.113.png 788028501.114.png 788028501.115.png 788028501.116.png 788028501.117.png 788028501.118.png 788028501.119.png 788028501.121.png 788028501.122.png 788028501.123.png 788028501.124.png 788028501.125.png 788028501.126.png 788028501.127.png 788028501.128.png 788028501.129.png 788028501.130.png 788028501.132.png 788028501.133.png 788028501.134.png 788028501.135.png 788028501.136.png 788028501.137.png 788028501.138.png 788028501.139.png 788028501.140.png 788028501.141.png 788028501.143.png 788028501.144.png 788028501.145.png 788028501.146.png 788028501.147.png 788028501.148.png 788028501.149.png 788028501.150.png 788028501.151.png 788028501.152.png 788028501.154.png 788028501.155.png 788028501.156.png 788028501.157.png 788028501.158.png 788028501.159.png 788028501.160.png 788028501.161.png 788028501.162.png 788028501.163.png 788028501.165.png 788028501.166.png 788028501.167.png 788028501.168.png 788028501.169.png 788028501.170.png 788028501.171.png 788028501.172.png 788028501.173.png 788028501.174.png 788028501.176.png 788028501.177.png 788028501.178.png 788028501.179.png 788028501.180.png 788028501.181.png 788028501.182.png 788028501.183.png 788028501.184.png 788028501.185.png 788028501.187.png 788028501.188.png 788028501.189.png 788028501.190.png 788028501.191.png 788028501.192.png 788028501.193.png 788028501.194.png 788028501.195.png 788028501.196.png 788028501.198.png 788028501.199.png 788028501.200.png 788028501.201.png 788028501.202.png 788028501.203.png 788028501.204.png 788028501.205.png 788028501.206.png 788028501.207.png 788028501.209.png 788028501.210.png 788028501.211.png 788028501.212.png 788028501.213.png 788028501.214.png 788028501.215.png 788028501.216.png 788028501.217.png 788028501.218.png 788028501.220.png 788028501.221.png 788028501.222.png 788028501.223.png 788028501.224.png 788028501.225.png 788028501.226.png 788028501.227.png 788028501.228.png 788028501.229.png 788028501.231.png 788028501.232.png 788028501.233.png 788028501.234.png 788028501.235.png 788028501.236.png 788028501.237.png 788028501.238.png 788028501.239.png 788028501.240.png 788028501.242.png 788028501.243.png 788028501.244.png 788028501.245.png 788028501.246.png 788028501.247.png 788028501.248.png 788028501.249.png 788028501.250.png 788028501.251.png 788028501.252.png 788028501.253.png 788028501.254.png 788028501.255.png 788028501.256.png 788028501.257.png 788028501.258.png 788028501.259.png 788028501.260.png 788028501.261.png 788028501.263.png 788028501.264.png 788028501.265.png 788028501.266.png 788028501.267.png 788028501.268.png 788028501.269.png 788028501.270.png 788028501.271.png 788028501.272.png 788028501.274.png 788028501.275.png 788028501.276.png 788028501.277.png 788028501.278.png 788028501.279.png 788028501.280.png 788028501.281.png 788028501.282.png 788028501.283.png 788028501.285.png 788028501.286.png 788028501.287.png 788028501.288.png 788028501.289.png 788028501.290.png 788028501.291.png 788028501.292.png 788028501.293.png 788028501.294.png 788028501.296.png 788028501.297.png 788028501.298.png 788028501.299.png 788028501.300.png 788028501.301.png 788028501.302.png 788028501.303.png 788028501.304.png 788028501.305.png 788028501.307.png 788028501.308.png 788028501.309.png 788028501.310.png 788028501.311.png 788028501.312.png 788028501.313.png 788028501.314.png 788028501.315.png 788028501.316.png 788028501.318.png 788028501.319.png 788028501.320.png 788028501.321.png 788028501.322.png 788028501.323.png 788028501.324.png 788028501.325.png 788028501.326.png 788028501.327.png 788028501.329.png 788028501.330.png 788028501.331.png 788028501.332.png 788028501.333.png 788028501.334.png 788028501.335.png 788028501.336.png 788028501.337.png 788028501.338.png 788028501.340.png 788028501.341.png 788028501.342.png 788028501.343.png 788028501.344.png 788028501.345.png 788028501.346.png 788028501.347.png 788028501.348.png 788028501.349.png 788028501.351.png 788028501.352.png 788028501.353.png 788028501.354.png 788028501.355.png 788028501.356.png 788028501.357.png 788028501.358.png 788028501.359.png 788028501.360.png 788028501.362.png 788028501.363.png 788028501.364.png 788028501.365.png 788028501.366.png 788028501.367.png 788028501.368.png 788028501.369.png 788028501.370.png 788028501.371.png 788028501.373.png 788028501.374.png 788028501.375.png 788028501.376.png 788028501.377.png
 
Zgłoś jeśli naruszono regulamin