HT2823.PDF

(225 KB) Pobierz
300787443 UNPDF
HT2823
Triple Tone Generator
Features
·
Single power supply: 2.4V~5.1V
·
Auto power off function
·
Low standby current: 1
mA
·
System clock of 65.5kHz
(typically at VDD=3V)
·
Minimal external components
·
Single, dual or triple tone output
·
Built-in envelop control circuit
·
128-step D/A output
·
Tone frequency programmable
General Description
The HT2823 is a CMOS LSI specially designed
for single, dual and triple tone generators. It
provides three built-in D/A converters to gener-
ate tones.
Pin Assignment
Pad Coordinates
Unit: mil
Pad No.
X
Y
1
–48.32
–3.4
2
–48.32 –13.34
3
–30.94 –27.37
4
–23.55 –27.67
5
–13.64 –27.67
6
–3.66
–27.67
7
48.41
–28.47
8
49.13
17.38
9
15.85
27.58
10
5.91
27.58
69 (mil) 2
* The IC substrate should be connected to VDD in the PCB layout artwork.
´
1
11th July ’97
Chip size: 109
300787443.080.png 300787443.091.png 300787443.102.png 300787443.113.png 300787443.001.png 300787443.012.png 300787443.023.png 300787443.033.png 300787443.034.png 300787443.035.png 300787443.036.png 300787443.037.png 300787443.038.png 300787443.039.png 300787443.040.png 300787443.041.png 300787443.042.png 300787443.043.png 300787443.044.png 300787443.045.png 300787443.046.png 300787443.047.png 300787443.048.png
HT2823
Block Diagram
Pad Description
Pad
No.
Pad Name I/O
Internal
Connection
Description
1, 2
KEY1, KEY2
I
CMOS
Pull-Low
Key tone trigger input, high active
A single tone/dual tone is generated by connecting
KEY1 or KEY2 to VDD. If KEY2 and KEY2 are both
connected to VDD, a triple tone output is generated.
3
VSS
I
—
Power supply (negative)
4~6
TEST1~
TEST3
I,O
—
For IC test only
7
OT
O
PMOS
Open Drain
Tone signal output to drive a speaker via an NPN
transistor for applications
8
VDD
I
—
Power supply (positive)
9
OSC1
I
CMOS
Oscillator input
10
OSC2
O
CMOS
Oscillator output
Absolute Maximum Ratings*
Supply Voltage .............................. –0.3V to 5.2V
Input Voltage.................... V SS –0.3 to V DD +0.3V
Storage Temperature................. –50
°
C to 125
°
C
Operating Temperature............... –20
C to 75
°
C
*Note: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent
damageto the device. These are stress ratings only. Functional operation of this device at
these or any other conditions above those indicated in the operational sections of this
specification is not implied and exposure to absolute maximum rating conditions for extended
periods may affect device reliability.
2
11th July ’97
°
300787443.049.png 300787443.050.png 300787443.051.png 300787443.052.png 300787443.053.png 300787443.054.png 300787443.055.png 300787443.056.png 300787443.057.png 300787443.058.png 300787443.059.png 300787443.060.png 300787443.061.png 300787443.062.png 300787443.063.png 300787443.064.png 300787443.065.png 300787443.066.png 300787443.067.png 300787443.068.png 300787443.069.png 300787443.070.png 300787443.071.png
HT2823
Electrical Characteristics
(Ta=25
°C)
Test Conditions
Symbol
Parameter
Min. Typ. Max. Unit
V DD
Conditions
V DD
Operating Voltage
—
—
2.4
3
5.1
V
W
KEY1 and KEY2
are both open.
I STB
Standby Current
3V
—1
5
mA
I DD
Operating Current
3V
F OSC =65.5kHz
No load
—80
200
mA
I IH
KEY1, KEY2 Input High
Current
3V V IH =3V
3
10
24
mA
I OUT
Max. OUT Output Current
(One Channel D/A Output)
3V V OH =0.6V
–0.9
–1.8
–2.6
mA
V IH
“H” Input Voltage
—
—
0.8V DD —— V
IL
“L” Input Voltage
—
—
0
— 0.2V DD
V
F OSC
System Frequency
3V R OSC =430k
W
—
65.5
—
kHz
Functional Description
Single tone and dual tone outputs
The single tone (tone1) is generated by connecting
KEY1 to VDD. As for the dual tone (tone1 and
tone2), it is produced by connecting KEY2 to high.
The following table shows the tone frequency as
well as the tone duration of HT2823A.
Triple tone output
The triple tone (tone1, tone2 and tone3) is gen-
erated by connecting both KEY1 and KEY2 to
VDD. The frequency of tone3 is 440Hz, and its
duration is around 4.125 secs. The time differ-
ence for connecting KEY1 and KEY2 to VDD
must be less than 32ms.
Duration
(F OSC =65.5kHz)
Key Tone Frequency
Tone1
660Hz
4.5 secs
Tone2
550Hz
4.125 secs
Tone3
440Hz
4.125 secs
Notice the system frequency is 65.5kHz.
3
11th July ’97
R OSC =430k
300787443.072.png 300787443.073.png 300787443.074.png 300787443.075.png
HT2823
Timing Diagram (HT2823A)
4
11th July ’97
300787443.076.png 300787443.077.png 300787443.078.png 300787443.079.png 300787443.081.png 300787443.082.png 300787443.083.png 300787443.084.png 300787443.085.png 300787443.086.png 300787443.087.png 300787443.088.png 300787443.089.png 300787443.090.png 300787443.092.png 300787443.093.png 300787443.094.png 300787443.095.png 300787443.096.png 300787443.097.png 300787443.098.png 300787443.099.png 300787443.100.png 300787443.101.png 300787443.103.png 300787443.104.png 300787443.105.png 300787443.106.png 300787443.107.png 300787443.108.png 300787443.109.png 300787443.110.png 300787443.111.png 300787443.112.png 300787443.114.png 300787443.115.png 300787443.116.png 300787443.117.png 300787443.118.png 300787443.119.png 300787443.120.png 300787443.121.png
HT2823
Application Circuits
Chip form
* The IC substrate should be connected to VDD in the PCB layout artwork.
Package form
* The output of the HT2823A is a “door bell” sound.
5
11th July ’97
300787443.122.png 300787443.123.png 300787443.002.png 300787443.003.png 300787443.004.png 300787443.005.png 300787443.006.png 300787443.007.png 300787443.008.png 300787443.009.png 300787443.010.png 300787443.011.png 300787443.013.png 300787443.014.png 300787443.015.png 300787443.016.png 300787443.017.png 300787443.018.png 300787443.019.png 300787443.020.png 300787443.021.png 300787443.022.png 300787443.024.png 300787443.025.png 300787443.026.png 300787443.027.png 300787443.028.png 300787443.029.png 300787443.030.png 300787443.031.png 300787443.032.png

Plik z chomika:

Inne pliki z tego folderu:

Inne foldery tego chomika:

Zgłoś jeśli naruszono regulamin