LCX036AMT.pdf

(655 KB) Pobierz
LCX036AMT(E*)
LCX036AMT
4.6cm (1.8-type) Black-and-White LCD Panel
Description
The LCX036AMT is a 4.6cm diagonal active matrix
TFT-LCD panel addressed by polycrystalline silicon
super thin film transistors with a built-in peripheral
driving circuit. Use of three LCX036AMT panels
provides a full-color representation. The striped
arrangement suitable for data projectors is capable
of displaying fine text and vertical lines.
The adoption of a dot-line inverse driving system, 2-
series gate pulse driving systems, dot-sequential +
lump precharge driving system and a gate wsi
structure realizes high picture quality and a high
aperture ratio.
This panel has a polysilicon TFT high-speed scanner
and built-in function to display images up/down
and/or right/left inverse. The built-in 5V interface
circuit leads to lower voltage of timing and control
signals.
Features
• Number of active dots: 1,931,216 (1.8-type, 4.6cm in diagonal)
• High optical transmittance: 25% (typ.)
• Built-in dot-line inverse driving circuit
• Built-in 2-series gate pulse driving circuits
• Built-in dot-sequential + collective precharge driving circuit
• High contrast ratio with normally white mode: 400 (typ.)
• Built-in H and V drivers (built-in input level conversion circuit, 5V driving possible)
• Up/down and/or right/left inverse display function
• Antidust glass package
• Microlens used
1204 (V) = 1,931,216
• Active matrix panel with built-in peripheral driver using polycrystalline silicon super thin film transistors
Applications
• Liquid crystal data projectors
• Liquid crystal multimedia projectors
• Liquid crystal rear-projector TVs, etc.
∗ Company names and product names in this data sheet are trademarks or registered trademarks of the
respective company.
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
– 1 –
E00Z03A15
Element Structure
• Dots: 1604 (H)
×
329852608.045.png 329852608.046.png 329852608.047.png 329852608.048.png 329852608.001.png 329852608.002.png 329852608.003.png 329852608.004.png 329852608.005.png 329852608.006.png 329852608.007.png 329852608.008.png 329852608.009.png 329852608.010.png 329852608.011.png 329852608.012.png 329852608.013.png 329852608.014.png 329852608.015.png 329852608.016.png 329852608.017.png 329852608.018.png 329852608.019.png 329852608.020.png 329852608.021.png 329852608.022.png 329852608.023.png 329852608.024.png 329852608.025.png 329852608.026.png 329852608.027.png 329852608.028.png 329852608.029.png 329852608.030.png 329852608.031.png 329852608.032.png 329852608.033.png 329852608.034.png 329852608.035.png 329852608.036.png
LCX036AMT
Block Diagram
The block diagram is shown below.
COM
PAD
COM
PAD
57 VCOM
56
VCOM
V SS G
PV DD
SOUT
PST
DWN
VST
VCKL
ENBL
VV DD L
VV DD H
Level Shifter Circuit
and Control Circuit
55
54
53
52
24 SIG lines
V Shift Register
51
123 2324
50
49
48
47
46
45
V SS L
44
V SS L
HST
RGT
HCKX
HCK
DCK1
DCK1X
DCK2X
DCK2
HV DD
VSIG24
VSIG23
43
42
Pixels
41
....
40
39
38
37
36
35
34
33
13
VSIG3
VSIG2
VSIG1
VV DD R
ENBR
VCKR
PCG
12
11
10
9
8
7
V Shift Regiter
6
V SS R
5
V SS R
PSIG4
PSIG3
PSIG2
PSIG1
Level
Shifter
Circuit
4
Level Shifter Circuit
and Control Circuit
3
2
1
COM
PAD
COM
PAD
– 2 –
....
 
329852608.037.png 329852608.038.png 329852608.039.png 329852608.040.png 329852608.041.png
LCX036AMT
Absolute Maximum Ratings (V SS = 0V)
• H driver supply voltage
HV DD
–1.0 to +20
V
• P driver supply voltage
PV DD
–1.0 to +20
V
• V driver supply voltage
VV DD L, VV DD R, VV DD H
–1.0 to +20
V
• Common pad voltage
VCOM
–1.0 to +17
V
• H shift register input pin voltage HST, RGT, HCK, HCKX,
–1.0 to +17
V
DCK1, DCK1X, DCK2, DCK2X
• P shift register input pin voltage PST, PCG
–1.0 to +17
V
• V shift register input pin voltage VST, VCKL, VCKR,
–1.0 to +17
V
DWN, ENBL, ENBR
• Video signal input pin voltage
VSIG1 to 24, PSIG1 to 4
–1.0 to +15
V
• Operating temperature ∗
Topr
–10 to +70
°C
• Storage temperature
Tstg
–30 to +85
°C
∗ LCD panel temperature inside the antidust glass
Operating Conditions (V SS = 0V)
• Supply voltage
HV DD 15.5 ± 0.5V
PV DD 15.5 ± 0.5V
VV DD R 15.5 ± 0.5V
VV DD L 15.5 ± 0.5V
VV DD H 15.5 ± 0.5V
• Input pulse voltage (Vp-p of all input pins except video signal and uniformity improvement signal input pins)
Vin
5.0 ± 0.5V
– 3 –
 
329852608.042.png
LCX036AMT
Pin Description
Pin
No.
Symbol
Description
1
PSIG1
Uniformity improvement signal input (for black)
2
PSIG2
Uniformity improvement signal input (for black)
3
PSIG3
Uniformity improvement signal input (for gray)
4
PSIG4
Uniformity improvement signal input (for gray)
5
V SS R
GND for right V scanner
6
V SS R
GND for right V scanner
7
PCG
Uniformity improvement pulse input
8
VCKR
Clock input for right V scanner
9
ENBR
Enable input for right V scanner
10
VV DD R
Power supply input for right V scanner
11
VSIG1
Video signal 1 input to panel
12
VSIG2
Video signal 2 input to panel
13
VSIG3
Video signal 3 input to panel
14
VSIG4
Video signal 4 input to panel
15
VSIG5
Video signal 5 input to panel
16
VSIG6
Video signal 6 input to panel
17
VSIG7
Video signal 7 input to panel
18
VSIG8
Video signal 8 input to panel
19
VSIG9
Video signal 9 input to panel
20
VSIG10
Video signal 10 input to panel
21
VSIG11
Video signal 11 input to panel
22
VSIG12
Video signal 12 input to panel
23
VSIG13
Video signal 13 input to panel
24
VSIG14
Video signal 14 input to panel
25
VSIG15
Video signal 15 input to panel
26
VSIG16
Video signal 16 input to panel
27
VSIG17
Video signal 17 input to panel
28
VSIG18
Video signal 18 input to panel
29
VSIG19
Video signal 19 input to panel
30
VSIG20
Video signal 20 input to panel
31
VSIG21
Video signal 21 input to panel
32
VSIG22
Video signal 22 input to panel
33
VSIG23
Video signal 23 input to panel
34
VSIG24
Video signal 24 input to panel
– 4 –
 
329852608.043.png
LCX036AMT
Pin
No.
Symbol
Description
35
HV DD
Power supply input for H driver
36
DCK2
Uniformity improvement clock input 1
37
DCK2X
Uniformity improvement clock input 2
38
DCK1X
Uniformity improvement clock input 3
39
DCK1
Uniformity improvement clock input 4
40
HCK
Clock input for H shift register drive
41
HCKX
Clock input for H shift register drive
42
RGT
Drive direction input for H shift register (H: normal, L: reverse)
43
HST
Start pulse input for H shift register drive
44
V SS L
GND for left V scanner
45
V SS L
GND for left V scanner
46
VV DD H
Pixel gate voltage input
47
VV DD L
Power supply input for left V scanner
48
ENBL
Enable input for left V scanner drive
49
VCKL
Clock input for left V scanner drive
50
VST
Start pulse input for left and right V scanner drive
51
DWN
Drive direction input for left and right V scanner (H: normal, L: reverse)
52
PST
Start pulse input for P shift register drive
53
SOUT
Test. Leave open.
54
PV DD
Power supply input for P scanner
55
V SS G
GND for V gate
56
VCOM
Common voltage of panel
57
VCOM
Common voltage of panel
– 5 –
 
329852608.044.png

Plik z chomika:

Inne pliki z tego folderu:

Inne foldery tego chomika:

Zgłoś jeśli naruszono regulamin