at24c32.pdf

(209 KB) Pobierz
AT24C32/64
Features
• Low-Voltage and Standard-Voltage Operation
– 2.7 (V CC = 2.7V to 5.5V)
– 1.8 (V CC = 1.8V to 5.5V)
• Low-Power Devices (I SB = 2 µA at 5.5V) Available
• Internally Organized 4096 x 8, 8192 x 8
• 2-Wire Serial Interface
• Schmitt Trigger, Filtered Inputs for Noise Suppression
• Bidirectional Data Transfer Protocol
• 100 kHz (1.8V, 2.5V, 2.7V) and 400 kHz (5V) Clock Rate
• Write Protect Pin for Hardware Data Protection
• 32-Byte Page Write Mode (Partial Page Writes Allowed)
• Self-Timed Write Cycle (10 ms max)
• High Reliability
– Endurance: 1 Million Write Cycles
– Data Retention: 100 Years
• Automotive Grade and Extended Temperature Devices Available
• 8-Pin JEDEC PDIP, 8-Pin JEDEC SOIC, 8-Pin EIAJ SOIC,
and 8-pin TSSOP Packages
2-Wire
Serial EEPROM
32K (4096 x 8)
64K (8192 x 8)
Description
The AT24C32/64 provides 32,768/65,536 bits of serial electrically erasable and pro-
grammable read only memory (EEPROM) organized as 4096/8192 words of 8 bits
each. The device’s cascadable feature allows up to 8 devices to share a common 2-
wire bus. The device is optimized for use in many industrial and commercial applica-
tions where low power and low voltage operation are essential. The AT24C32/64 is
available in space saving 8-pin JEDEC PDIP, 8-pin JEDEC SOIC, 8-pin EIAJ SOIC,
and 8-pin TSSOP (AT24C64) packages and is accessed via a 2-wire serial interface.
In addition, the entire family is available in 2.7V (2.7V to 5.5V) and 1.8V (1.8V to 5.5V)
versions.
AT24C32
AT24C64
Pin Configurations
2-Wire, 32K
Serial E 2 PROM
Pin Name
Function
8-Pin TSSOP
A0 - A2
Address Inputs
A0
A1
A2
GND
1
2
3
4
8
7
6
5
VCC
WP
SCL
SDA
SDA
Serial Data
SCL
Serial Clock Input
WP
Write Protect
8-Pin PDIP
8-Pin SOIC
A0
A1
A2
GND
1
2
3
4
8
7
6
5
VCC
WP
SCL
SDA
A0
A1
A2
GND
1
2
3
4
8
7
6
5
VCC
WP
SCL
SDA
Rev. 0336K–SEEPR–7/03
1
34198556.014.png 34198556.015.png 34198556.016.png
 
34198556.001.png
 
Absolute Maximum Ratings*
Operating Temperature .................................. -55
°
C to +125
°
C
*NOTICE: Stresses beyond those listed under “Absolute
Maximum Ratings” may cause permanent dam-
age to the device. This is a stress rating only and
functional operation of the device at these or any
other conditions beyond those indicated in the
operational sections of this specification is not
implied. Exposure to absolute maximum rating
conditions for extended periods may affect
device reliability.
Storage Temperature ..................................... -65
°
C to +150
°
C
Voltage on Any Pin
with Respect to Ground .....................................-1.0V to +7.0V
Maximum Operating Voltage .......................................... 6.25V
DC Output Current........................................................ 5.0 mA
Block Diagram
2
AT24C32/64
0336K–SEEPR–7/03
34198556.002.png 34198556.003.png 34198556.004.png 34198556.005.png 34198556.006.png 34198556.007.png 34198556.008.png 34198556.009.png
AT24C32/64
Pin Description
SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each
EEPROM device and negative edge clock data out of each device.
SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin is
open-drain driven and may be wire-ORed with any number of other open-drain or open
collector devices.
DEVICE/PAGE ADDRESSES (A2, A1, A0): The A2, A1 and A0 pins are device address
inputs that are hard wired or left not connected for hardware compatibility with
AT24C16. When the pins are hardwired, as many as eight 32K/64K devices may be
addressed on a single bus system (device addressing is discussed in detail under the
Device Addressing section). When the pins are not hardwired, the default A 2 , A 1 , and A 0
are zero.
WRITE PROTECT (WP): The write protect input, when tied to GND, allows normal write
operations. When WP is tied high to V CC , all write operations to the upper quandrant
(8/16K bits) of memory are inhibited. If left unconnected, WP is internally pulled down to
GND.
Memory Organization AT24C32/64, 32K/64K SERIAL EEPROM: The 32K/64K is internally organized as 256
pages of 32 bytes each. Random word addressing requires a 12/13 bit data word
address.
3
0336K–SEEPR–7/03
34198556.010.png
Pin Capacitance (1)
Applicable over recommended operating range from T A = 25
°
C, f = 1.0 MHz, V CC = +1.8V.
Symbol
Test Condition
Max
Units
Conditions
C I/O
Input/Output Capacitance (SDA)
8
pF
V I/O = 0V
C IN
Input Capacitance (A 0 , A 1 , A 2 , SCL)
6
pF
V IN = 0V
Note: 1. This parameter is characterized and is not 100% tested.
DC Characteristics
Applicable over recommended operating range from: T AI = -40
°
C to +85
°
C, V CC = +1.8V to +5.5V, T AC = 0
°
C to +70
°
C,
V CC = +1.8V to +5.5V (unless otherwise noted).
Symbol
Parameter
Test Condition
Min
Typ
Max
Units
V CC1
Supply Voltage
1.8
5.5
V
V CC2
Supply Voltage
2.5
5.5
V
V CC3
Supply Voltage
2.7
5.5
V
V CC4
Supply Voltage
4.5
5.5
V
I CC1
Supply Current
V CC = 5.0V
READ at 100 kHz
0.4
1.0
mA
I CC2
Supply Current
V CC = 5.0V
WRITE at 100 kHz
2.0
3.0
mA
Standby Current
(1.8V option)
V CC = 1.8V
0.1
µ
A
I SB1
V IN = V CC or V SS
V CC = 5.5V
2.0
I SB2
Standby Current
(2.5V option)
V CC = 2.5V
V IN = V CC or V SS
0.5
µ
A
V CC = 5.5V
2.0
Standby Current
(2.7V option)
V CC = 2.7V
0.5
µ
A
I SB3
V IN = V CC or V SS
V CC = 5.5V
2.0
I SB4
Standby Current
(5V option)
V CC = 4.5 - 5.5V
V IN = V CC or V SS
20
35
µ
A
I LI
Input Leakage
Current
V IN = V CC or V SS
0.10
3.0
µ
A
I LO
Output Leakage
Current
V OUT = V CC or V SS
0.05
3.0
µ
A
V IL
Input Low Level (1)
-0.6
V CC x 0.3
V
V IH
Input High Level (1)
V CC x 0.7
V CC + 0.5
V
V OL2
Output Low Level
V CC = 3.0V
I OL = 2.1 mA
0.4
V
V OL1
Output Low Level
V CC = 1.8V
I OL = 0.15 mA
0.2
V
Note: 1. V IL min and V IH max are reference only and are not tested.
4
AT24C32/64
0336K–SEEPR–7/03
34198556.011.png 34198556.012.png
AT24C32/64
AC Characteristics
Applicable over recommended operating range from T A = -40
°
C to +85
°
C, V CC = +1.8V to +5.5V, CL = 1 TTL Gate and 100
pF (unless otherwise noted).
1.8-volt
2.7-, 2.5-volt
5.0-volt
Symbol
Parameter
Min
Max
Min
Max
Min
Max
Units
f SCL
Clock Frequency, SCL
100
100
400
kHz
t LOW
Clock Pulse Width Low
4.7
4.7
1.2
µ
s
t HIGH
Clock Pulse Width High
4.0
4.0
0.6
µ
s
t I
Noise Suppression Time (1)
100
100
50
ns
t AA
Clock Low to Data Out Valid
0.1
4.5
0.1
4.5
0.1
0.9
µ
s
t BUF
Time the bus must be free
before a new transmission can start (1)
4.7
4.7
1.2
µ
s
t HD.STA
Start Hold Time
4.0
4.0
0.6
µ
s
t SU.STA
Start Set-up Time
4.7
4.7
0.6
µ
s
t HD.DAT
Data In Hold Time
0
0
0
µ
s
t SU.DAT
Data In Set-up Time
200
200
100
ns
t R
Inputs Rise Time (1)
1.0
1.0
0.3
µ
s
t F
Inputs Fall Time (1)
300
300
300
ns
t SU.STO
Stop Set-up Time
4.7
4.7
0.6
µ
s
t DH
Data Out Hold Time
100
100
50
ns
t WR
Write Cycle Time
20
10
10
ms
Endurance (1)
5.0V, 25
C, Page Mode
1M
1M
1M
Write
Cycles
Note: 1. This parameter is characterized and is not 100% tested.
5
0336K–SEEPR–7/03
°
34198556.013.png

Plik z chomika:

Inne pliki z tego folderu:

Inne foldery tego chomika:

Zgłoś jeśli naruszono regulamin