74HC_HCT9114_CNV_2.pdf

(42 KB) Pobierz
Nine wide Schmitt trigger buffer; open drain outputs; inverting
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
·
The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
·
The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
·
The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT9114
Nine wide Schmitt trigger buffer;
open drain outputs; inverting
Product specification
Supersedes data of March 1988
File under Integrated Circuits, IC06
December 1990
21702121.051.png
Philips Semiconductors
Product specification
Nine wide Schmitt trigger buffer;
open drain outputs; inverting
74HC/HCT9114
FEATURES
The Schmitt trigger action in the data inputs transform
slowly changing input signals into sharply defined
jitter-free output signals.
·
Schmitt trigger action on all data inputs
·
Output capability: standard (open drain)
The 74HC/HCT9114 have open-drain N-transistor
outputs, which are not clamped by a diode connected to
V CC . In the OFF-state, i.e. when one input is LOW, the
output may be pulled to any voltage between GND and
V Omax . This allows the device to be used as a
LOW-to-HIGH or HIGH-to-LOW level shifter. For digital
operation and OR-tied output applications, these devices
must have a pull-up resistor to establish a logic HIGH level.
·
I CC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT9114 are high-speed Si-gate CMOS
devices and are pin compatible with low power Schottky
TTL (LSTTL). They are specified in compliance with
JEDEC standard no. 7A.
The 74HC/HCT9114 are nine wide Schmitt trigger
inverting buffer with open drain outputs and Schmitt trigger
inputs.
The “9114” is identical to the “9115” but has inverting
outputs.
QUICK REFERENCE DATA
GND = 0 V; T amb =25
°
C; t r =t f = 6 ns
TYPICAL
SYMBOL
PARAMETER
CONDITIONS
UNIT
HC
HCT
t PHL / t PLZ
propagation delay A n to Y n
C L = 15 pF; V CC = 5 V
12
13
ns
C I
input capacitance
3.5
3.5
pF
C PD
power dissipation capacitance per buffer notes 1 and 2
5
5
pF
Notes
1. C PD is used to determine the dynamic power dissipation (P D in
m
W):
P D =C PD ´
V CC 2
´
f i +
å
(C L
´
V CC 2
´
f o ) where:
f o ) = sum of outputs
C L = output load capacitance in pF
V CC = supply voltage in V
2. For HC the condition is V I = GND to V CC
For HCT the condition is V I = GND to V CC -
f i = input frequency in MHz
f o = output frequency in MHz
å
(C L
´
V CC 2
´
1.5 V
ORDERING INFORMATION
See “74HC/HCT/HCU/HCMOS Logic Package Information” .
December 1990
2
21702121.058.png 21702121.059.png
Philips Semiconductors
Product specification
Nine wide Schmitt trigger buffer;
open drain outputs; inverting
74HC/HCT9114
PIN DESCRIPTION
PIN NO.
SYMBOL
NAME AND FUNCTION
1, 2, 3, 4, 5, 6, 7, 8, 9
A 0 to A 8
data inputs
10
G ND
ground (0 V)
19, 18, 17, 16, 15, 14, 13, 12, 11 Y 0 to Y 8
data outputs
20
V CC
positive supply voltage
alfpage
1
A 0
Y 0
19
alfpage
1
19
2
A 1
Y 1
18
2
18
3
A 2
Y 2
17
3
17
4
A 3
Y 3
16
4
16
5
A 4
Y 4
15
5
15
6
A 5
Y 5
14
6
14
7
A 6
Y 6
13
7
13
8
A 7
Y 7
12
8
12
9
A 8
Y 8
11
9
11
MBA015
MBA014
Fig.1 Pin configuration.
Fig.2 Logic diagram.
Fig.3 IEC logic diagram.
December 1990
3
21702121.060.png 21702121.001.png 21702121.002.png 21702121.003.png 21702121.004.png 21702121.005.png 21702121.006.png 21702121.007.png 21702121.008.png 21702121.009.png 21702121.010.png 21702121.011.png 21702121.012.png 21702121.013.png 21702121.014.png 21702121.015.png 21702121.016.png 21702121.017.png 21702121.018.png 21702121.019.png 21702121.020.png 21702121.021.png 21702121.022.png 21702121.023.png 21702121.024.png 21702121.025.png 21702121.026.png 21702121.027.png 21702121.028.png 21702121.029.png 21702121.030.png 21702121.031.png 21702121.032.png 21702121.033.png 21702121.034.png 21702121.035.png
Philips Semiconductors
Product specification
Nine wide Schmitt trigger buffer;
open drain outputs; inverting
74HC/HCT9114
handbook, halfpage
Y n
A n
GND
MBA021
Fig.4 Functional diagram.
Fig.5 Logic diagram (one Schmitt trigger).
FUNCTION TABLE
INPUTS
OUTPUTS
A n
Y n
L
H
Z
L
Notes
1. H = HIGH voltage level
L = LOW voltage level
Z = high impedance OFF-state
December 1990
4
21702121.036.png 21702121.037.png 21702121.038.png 21702121.039.png 21702121.040.png 21702121.041.png 21702121.042.png 21702121.043.png 21702121.044.png 21702121.045.png 21702121.046.png 21702121.047.png 21702121.048.png 21702121.049.png 21702121.050.png 21702121.052.png 21702121.053.png 21702121.054.png 21702121.055.png 21702121.056.png
Philips Semiconductors
Product specification
Nine wide Schmitt trigger buffer;
open drain outputs; inverting
74HC/HCT9114
DC CHARACTERISTICS FOR 74HC
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications” .
Transfer characteristics are given below.
Output capability: standard
I CC category: MSI
TRANSFER CHARACTERISTICS FOR 74HC
Voltages are referred to GND (ground = 0 V)
T amb (
°
C)
TE S T CONDITIONS
74HC
SYMBOL PARAMETER
UNIT
+25
-
40 to +85
-
40 to +125
V CC
(V)
WAVEFORMS
min. typ. max. min . max.
min.
max.
V T+
positive-going
threshold
0.70
1.75
2.30
1.13
2.37
3.11
1.50
3.15
4.20
0.70
1.75
2.30
1.50
3.15
4.20
0.70
1.75
2.30
1.50
3.15
4.20
V
2.0
4.5
6.0
Fig.6
V T -
negative-going
threshold
0.30
1.35
1.80
0.70
1.80
2.43
1.10
2.40
3.30
0.30
1.35
1.80
1.10
2.40
3.30
0.30
1.35
1.80
1.10
2.40
3.30
V
2.0
4.5
6.0
Fig.6
V H
hysteresis (V T+ - V T - ) 0.2
0.4
0.5
0.43
0.57
0.68
0.80
1.00
1.10
0.18
0.40
0.50
0.80
1.00
1.10
0.15
0.40
0.50
0.80
1.00
1.10
V
2.0
4.5
6.0
Fig.6
AC CHARACTERISTICS FOR 74HC
GND = 0 V; t r =t f = 6 ns; C L = 50 pF
T amb (
°
C)
TE S T CONDITIONS
74HC
SYMBOL PARAMETER
UNIT
+25
-
40 to +85
-
40 to +125
V CC
(V)
WAVEFORMS
min. typ. max. min. max. min. max.
t PHL / t PLZ propag a tion delay
A n to Yn
36
13
10
110
22
19
140
28
24
165
33
28
ns
2.0
4.5
6.0
Fig.7
t THL
output transition time
19
7
6
75
15
13
95
19
16
110
22
19
ns
2.0
4.5
6.0
Fig.7
December 1990
5
21702121.057.png

Plik z chomika:

Inne pliki z tego folderu:

Inne foldery tego chomika:

Zgłoś jeśli naruszono regulamin