7000_backplane_Pin_Out.pdf

(76 KB) Pobierz
Interfacing to the Tektronix 7000 backplane
Interfacing to the Tektronix 7000
http://www.caip.rutgers.edu/~kahrs/testeq/interface.html
Interfacing to the Tektronix 7000 series
The following information is under construction . The 7000 series mainframes have two categories of slots:
horizontal and vertical. The interconnects are different . The interconnect is made via a 76 connector press fit
PCB edge connector given in the following table: (H: denotes horizontal only and V: denotes vertical only))
1 of 3
1/27/2009 6:37 PM
435892748.055.png
Interfacing to the Tektronix 7000
http://www.caip.rutgers.edu/~kahrs/testeq/interface.html
Mainframe connections
pin A B
1 H:Sweep Gate H:Delay mode control(in)
2 Gate common V:Delay mode control(out)
3 A sweep B sweep
4 Line trigger H:Trigger holdoff
5 Chop drive H:Aux Swp gate
6 Chop common Alt. drive
7 Intensity Limit Vert. mode Cmd
8 +5V H:Sweep inhibit
9 +5V lights H:Delay gate
10 H:Ready H:X comp inhibit
11 Vertical+ Vertical-
12 Signal Ground Signal Ground
13 Trigger+ Trigger-
14 Lights common Dual beam Aux X-Axis
15 Single sweep logic H:Single sweep reset
16 Mode H:Aux Y axis
17 Aux Z- axis Auz Z common
18 +15V -15V
19 +50V -50V
20 Trigger in+ Trigger in-
21 Aux trigger in+ Aux trigger in-
22 EOI/ SRQ/
23 DAV/ REN
24 IFC/ ATN/
25 NDAC/ NRFD/
26 Logic Common SND/
27 -5.2V 5.1V
28 n.c. n.c.
29 TS10 TS9
30 TS8 TS7
31 TS6 TS5
32 TS4 TS3
33 TS2 TS1
34 n.c. n.c.
35 Force readout Plugin mode
36 n.c. n.c.
37 Ch. 1 Col Ch. 1 Row
38 Ch. 2 Col Ch. 2 Row
2 of 3
1/27/2009 6:37 PM
435892748.066.png 435892748.077.png 435892748.088.png 435892748.001.png 435892748.006.png 435892748.007.png 435892748.008.png 435892748.009.png 435892748.010.png 435892748.011.png 435892748.012.png 435892748.013.png 435892748.014.png 435892748.015.png 435892748.016.png 435892748.017.png 435892748.018.png 435892748.019.png 435892748.020.png 435892748.021.png 435892748.022.png 435892748.023.png 435892748.024.png 435892748.025.png 435892748.026.png 435892748.027.png 435892748.028.png 435892748.029.png 435892748.030.png 435892748.031.png 435892748.032.png 435892748.033.png 435892748.034.png 435892748.035.png 435892748.036.png 435892748.037.png 435892748.038.png 435892748.039.png 435892748.040.png 435892748.041.png 435892748.042.png 435892748.043.png 435892748.044.png 435892748.045.png 435892748.046.png 435892748.047.png 435892748.048.png 435892748.049.png 435892748.050.png 435892748.051.png 435892748.052.png 435892748.053.png 435892748.054.png 435892748.056.png 435892748.057.png 435892748.058.png 435892748.059.png 435892748.060.png 435892748.061.png 435892748.062.png 435892748.063.png 435892748.064.png 435892748.065.png 435892748.067.png 435892748.068.png 435892748.069.png 435892748.070.png 435892748.071.png 435892748.072.png 435892748.073.png 435892748.074.png 435892748.075.png 435892748.076.png 435892748.078.png 435892748.079.png 435892748.080.png 435892748.081.png 435892748.082.png 435892748.083.png
Interfacing to the Tektronix 7000
http://www.caip.rutgers.edu/~kahrs/testeq/interface.html
The S series sampling plug-ins also have a 12 connector PCB edge connection.
S series interconnect
pin left right
1,A +15v -12.2v
2,B DC offset|trig feedback
3,C feedback ground identity & readout
4,D head signal out head signal ground
5,E -50v
+50v
6,F strobe
strobe ground
And thanks to Craig Sawyers for supplying the 11K pinout.
File last written on Apr 29, 2004 at 13:28
e-mail: kahrs at ee daht pitt daht edu
home page: http://kona.ee.pitt.edu/kahrs
3 of 3
1/27/2009 6:37 PM
435892748.084.png 435892748.085.png 435892748.086.png 435892748.087.png 435892748.089.png 435892748.090.png 435892748.091.png 435892748.092.png 435892748.093.png 435892748.094.png 435892748.095.png 435892748.096.png 435892748.097.png 435892748.098.png 435892748.002.png 435892748.003.png 435892748.004.png 435892748.005.png

Plik z chomika:

Inne pliki z tego folderu:

Inne foldery tego chomika:

Zgłoś jeśli naruszono regulamin