TMP01.PDF

(376 KB) Pobierz
11124633 UNPDF
a
Low Power, Programmable
Temperature Controller
TMP01*
FEATURES
–55 8 C to +125 8 C (–67 8 F to +257 8 F) Operation
6 1.0 8 C Accuracy Over Temperature (typ)
Temperature-Proportional Voltage Output
User Programmable Temperature Trip Points
User Programmable Hysteresis
20 mA Open Collector Trip Point Outputs
TTL/CMOS Compatible
Single-Supply Operation (4.5 V to 13.2 V)
Low Cost 8-Pin DIP and SO Packages
FUNCTIONAL BLOCK DIAGRAM
2.5V
TEMPERATURE
SENSOR &
VOLTAGE
REFERENCE
SENSOR
VREF
1
8
V+
R1
SET
HIGH
2
7
OVER
R2
WINDOW
COMPARATOR
SET
LOW
3
6
UNDER
R3
APPLICATIONS
Over/Under Temperature Sensor and Alarm
Board Level Temperature Sensing
Temperature Controllers
Electronic Thermostats
Thermal Protection
HVAC Systems
Industrial Process Control
Remote Sensors
GND
4
HYSTERESIS
GENERATOR
5
VPTAT
TMP01
Hysteresis is also programmed by the external resistor chain and
is determined by the total current drawn out of the 2.5 V refer-
ence. This current is mirrored and used to generate a hysteresis
offset voltage of the appropriate polarity after a comparator has
been tripped. The comparators are connected in parallel, which
guarantees that there is no hysteresis overlap and eliminates
erratic transitions between adjacent trip zones.
The TMP01 utilizes proprietary thin-film resistors in conjunc-
tion with production laser trimming to maintain a temperature
accuracy of ± 1°C (typ) over the rated temperature range, with
excellent linearity. The open-collector outputs are capable of
sinking 20 mA, enabling the TMP01 to drive control relays di-
rectly. Operating from a +5 V supply, quiescent current is only
500 mA (max).
The TMP01 is available in the low cost 8-pin epoxy mini-DIP
and SO (small outline) packages, and in die form.
GENERAL DESCRIPTION
The TMP01 is a temperature sensor which generates a voltage
output proportional to absolute temperature and a control signal
from one of two outputs when the device is either above or
below a specific temperature range. Both the high/low tempera-
ture trip points and hysteresis (overshoot) band are determined
by user-selected external resistors. For high volume production,
these resistors are available on-board.
The TMP01 consists of a bandgap voltage reference combined
with a pair of matched comparators. The reference provides
both a constant 2.5 V output and a voltage proportional to abso-
lute temperature (VPTAT) which has a precise temperature co-
efficient of 5 mV/K and is 1.49 V (nominal) at +25°C. The
comparators compare VPTAT with the externally set tempera-
ture trip points and generate an open-collector output signal
when one of their respective thresholds has been exceeded.
* Protected by U.S. Patent No. 5,195,827.
REV. C
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
© Analog Devices, Inc., 1995
One Technology Way, P.O. Box 9106, Norwood. MA 02062-9106, U.S.A.
Tel: 617/329-4700
Fax: 617/326-8703
11124633.148.png 11124633.159.png 11124633.167.png 11124633.176.png 11124633.001.png 11124633.012.png 11124633.020.png 11124633.029.png 11124633.040.png 11124633.049.png 11124633.058.png 11124633.067.png 11124633.074.png 11124633.082.png 11124633.091.png 11124633.100.png 11124633.110.png 11124633.111.png 11124633.112.png 11124633.113.png 11124633.114.png 11124633.115.png 11124633.116.png 11124633.117.png 11124633.118.png 11124633.119.png 11124633.120.png 11124633.121.png 11124633.122.png 11124633.123.png 11124633.124.png 11124633.125.png 11124633.126.png
TMP01EP/FP, TMP01ES/FS–SPECIFICATIONS
Plastic DIP and Surface Mount Packages
(V+ = +5 V, GND = O V, –40
8
C
£
T A
£
+85
8
C unless otherwise noted)
Parameter
Symbol
Conditions
Min
Typ
Max
Units
INPUTS SET HIGH, SET LOW
Offset Voltage
V OS
0.25
mV
Offset Voltage Drift
TCV OS
3
mV/°C
Input Bias Current, “E”
I B
25
50
nA
Input Bias Current, “F”
I B
25
100
nA
OUTPUT VPTAT 1
Output Voltage
VPTAT
T A = +25°C, No Load
1.49
V
Scale Factor
TC VPTAT
5
mV/K
Temperature Accuracy, “E”
T A = +25°C, No Load
–1.5
± 0.5
1.5
°C
Temperature Accuracy, “F”
T A = +25
°
C, No Load
–3
±
1.0
3
°
C
Temperature Accuracy, “E”
10°C < T A < 40°C, No Load
± 0.75
°C
Temperature Accuracy, “F”
10
°
C < T A < 40
°
C, No Load
±
1.5
°
C
Temperature Accuracy, “E”
–40°C < T A < 85°C, No Load
–3.0
± 1
3.0
°C
Temperature Accuracy, “F”
–40
°
C < T A < 85
°
C, No Load
–5.0
±
2
5.0
°
C
Temperature Accuracy, “E”
–55°C < T A < 125°C, No Load
± 1.5
°C
Temperature Accuracy, “F”
–55
°
C < T A < 125
°
C, No Load
±
2.5
°
C
Repeatability Error
DVPTAT Note 4
0.25
Degree
Long Term Drift Error
Notes 2 and 6
0.25
0.5
Degree
Power Supply Rejection Ratio
PSRR
T A = +25°C, 4.5 V £ V+ £ 13.2 V
± 0.02
± 0.1
%/V
OUTPUT VREF
Output Voltage, “E”
VREF
T A = +25
°
C, No Load
2.495 2.500
2.505
V
Output Voltage, “F”
VREF
T A = +25°C, No Load
2.490 2.500
2.510
V
Output Voltage, “E”
VREF
–40
°
C < T A < 85
°
C, No Load
2.490 2.500
2.510
V
Output Voltage, “F”
VREF
–40°C < T A < 85°C, No Load
2.485 2.500
2.515
V
Output Voltage, “E”
VREF
–55
°
C < T A < 125
°
C, No Load
2.5
±
0.01
V
Output Voltage, “F”
VREF
–55°C < T A < 125°C, No Load
2.5 ± 0.015
V
Drift
TC VREF
–10
ppm/
°
C
Line Regulation
4.5 V £ V+ £ 13.2 V
± 0.01
± 0.05
%/V
Load Regulation
10
m
A
£
I VREF
£
500
m
A
±
0.1
±
0.25
%/mA
Output Current, Zero Hysteresis I VREF
7
mA
Hysteresis Current Scale Factor
SF HYS
(Note 1)
5.0
m
A/
°
C
Turn-On Settling Time
To Rated Accuracy
25
ms
OPEN-COLLECTOR OUTPUTS OVER, UNDER
Output Low Voltage
V OL
I SINK = 1.6 mA
0.25
0.4
V
Output Low Voltage
V OL
I SINK = 20 mA
0.6
V
Output Leakage Current
I OH
V+ = 12 V
1
100
mA
Fall Time
t HL
See Test Load
40
ns
POWER SUPPLY
Supply Range
V+
4.5
13.2
V
Supply Current
I SY
Unloaded, +V = 5 V
400
500
m
A
Supply Current
I SY
Unloaded, +V = 13.2 V
450
800
mA
Power Dissipation
P DISS
+V = 5 V
2.0
2.5
mW
C + 273.15.
2 Guaranteed but not tested.
3 Does not consider errors caused by heating due to dissipation of output load currents.
4 Maximum deviation between +25°C readings after temperature cycling between –55°C and +125°C.
5 Typical values indicate performance measured at T A = +25
C.
6 Observed in a group sample over an accelerated life test of 500 hours at 150
°
C.
Specifications subject to change without notice.
Test Load
V+
1k
W
20pF
–2–
REV. C
NOTES
1 K =
°
°
11124633.127.png 11124633.128.png 11124633.129.png 11124633.130.png 11124633.131.png 11124633.132.png 11124633.133.png 11124633.134.png 11124633.135.png 11124633.136.png 11124633.137.png 11124633.138.png
TMP01
TMP01FJ–SPECIFICATIONS TO-99 Metal Can Package (V+ = +5 V, GND = O V, –40 8 C £ T A £ +85 8 C
unless otherwise noted)
Parameter
Symbol
Conditions
Min
Typ
Max
Units
INPUTS SET HIGH, SET LOW
Offset Voltage
V OS
0.25
mV
Offset Voltage Drift
TCV OS
3
mV/°C
Input Bias Current, “F”
I B
25
100
nA
OUTPUT VPTAT 1
Output Voltage
VPTAT
T A = +25
°
C, No Load
1.49
V
Scale Factor
TC VPTAT
5
mV/K
Temperature Accuracy, “F”
T A = +25
°
C, No Load
–3
±
1.0
3
°
C
Temperature Accuracy, “F”
10°C < T A < 40°C, No Load
± 1.5
°C
Temperature Accuracy, “F”
–40
°
C < T A < 85
°
C, No Load
–5.0
±
2
5.0
°
C
Temperature Accuracy, “F”
–55°C < T A < 125°C, No Load
± 2.5
°C
Repeatability Error
D
VPTAT Note 4
0.25
Degree
Long Term Drift Error
Notes 2 and 6
0.25
0.5
Degree
Power Supply Rejection Ratio
PSRR
T A = +25
°
C, 4.5 V
£
V+
£
13.2 V
±
0.02
±
0.1
%/V
OUTPUT VREF
Output Voltage, “F”
VREF
T A = +25°C, No Load
2.490 2.500
2.510
V
Output Voltage, “F”
VREF
–40
°
C < T A < 85
°
C, No Load
2.480 2.500
2.520
V
Output Voltage, “F”
VREF
–55°C < T A < 125°C, No Load
2.5 ± 0.015
V
Drift
TC VREF
–10
ppm/
°
C
Line Regulation
4.5 V £ V+ £ 13.2 V
± 0.01
± 0.05
%/V
Load Regulation
10
m
A
£
I VREF
£
500
m
A
±
0.1
±
0.25
%/mA
Output Current, Zero Hysteresis I VREF
7
mA
Hysteresis Current Scale Factor
SF HYS
(Note 1)
5.0
m
A/
°
C
Turn-On Settling Time
To Rated Accuracy
25
ms
OPEN-COLLECTOR OUTPUTS OVER, UNDER
Output Low Voltage
V OL
I SINK = 1.6 mA
0.25
0.4
V
Output Low Voltage
V OL
I SINK = 20 mA
0.6
V
Output Leakage Current
I OH
V+ = 12 V
1
100
mA
Fall Time
t HL
See Test Load, Note 2
40
ns
POWER SUPPLY
Supply Range
V+
4.5
13.2
V
Supply Current
I SY
Unloaded, +V = 5 V
400
500
m
A
Supply Current
I SY
Unloaded, +V = 13.2 V
450
800
mA
Power Dissipation
P DISS
+V = 5 V
2.0
2.5
mW
C + 273.15.
2 Guaranteed but not tested.
3 Does not consider errors caused by heating due to dissipation of output load currents.
4 Maximum deviation between +25°C readings after temperature cycling between –55°C and +125°C.
5 Typical values indicate performance measured at T A = +25
C.
6 Observed in a group sample over an accelerated life test of 500 hours at 150
°
C.
Specifications subject to change without notice.
REV. C
–3–
NOTES
1 K =
°
°
11124633.139.png
TMP01
WAFER TEST LIMITS
Parameter
(V DD = +5.0 V, GND = 0 V, T A = +25
8
C, unless otherwise noted)
Symbol
Conditions
Min
Typ
Max
Units
INPUTS SET HIGH, SET LOW
Input Bias Current
I B
100
nA
OUTPUT VPTAT
Temperature Accuracy
T A = +25°C, No Load
1.5
°C
OUTPUT VREF
Nominal Value
VREF
T A = +25°C, No Load
2.490
2.510
V
Line Regulation
4.5 V £ V+ £ 13.2 V
± 0.05
%/V
Load Regulation
10 mA £ I VREF £ 500 mA
± 0.25
%/mA
OPEN-COLLECTOR OUTPUTS OVER, UNDER
Output Low Voltage
V OL
I SINK = 1.6 mA
0.4
mV
Output Low Voltage
V OL
I SINK = 20 mA
1.0
V
Output Leakage Current
I OH
100
mA
POWER SUPPLY
Supply Range
V+
4.5
13.2
V
Supply Current
I SY
Unloaded
600
mA
NOTES
Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed
for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.
DICE CHARACTERISTICS
Die Size 0.078
0.071 inch, 5,538 sq. mils
(1.98 ´ 1.80 mm, 3.57 sq. mm)
Transistor Count: 105
8
7
6
5
4
1. VREF
2. SETHIGH
3. SETLOW
4. GND (TWO PLACES)
(CONNECTED TO SUBSTRATE)
5. VPTAT
6. UNDER
7. OVER
8. V+
1
2
3
4
For additional DICE ordering information, refer to databook.
–4–
REV. C
´
11124633.140.png 11124633.141.png 11124633.142.png 11124633.143.png
TMP01
ABSOLUTE MAXIMUM RATINGS
Maximum Supply Voltage . . . . . . . . . . . . . . . . –0.3 V to +15 V
Maximum Input Voltage
(SETHIGH, SETLOW) . . . . . . . . . –0.3 V to [(V+) +0.3 V]
Maximum Output Current (VREF, VPTAT) . . . . . . . . . 2 mA
Maximum Output Current (Open Collector Outputs) . . 50 mA
Maximum Output Voltage (Open Collector Outputs) . . . . 15 V
Operating Temperature Range . . . . . . . . . . . . –55°C to +150°C
Dice Junction Temperature . . . . . . . . . . . . . . . . . . . . . +150°C
Storage Temperature Range . . . . . . . . . . . . – 65°C to +150°C
Lead Temperature (Soldering, 60 sec) . . . . . . . . . . . . . +300°C
GENERAL DESCRIPTION
The TMP01 is a very linear voltage-output temperature sensor,
with a window comparator that can be programmed by the user
to activate one of two open-collector outputs when a predeter-
mined temperature setpoint voltage has been exceeded. A low
drift voltage reference is available for setpoint programming.
The temperature sensor is basically a very accurately tempera-
ture compensated, bandgap-type voltage reference with a buff-
ered output voltage proportional to absolute temperature
(VPTAT), accurately trimmed to a scale factor of 5 mV/K. See
the Applications Information following.
The low drift 2.5 V reference output VREF is easily divided ex-
ternally with fixed resistors or potentiometers to accurately es-
tablish the programmed heat/cool setpoints, independent of
temperature. Alternatively, the setpoint voltages can be supplied
by other ground referenced voltage sources such as user-
programmed DACs or controllers. The high and low setpoint
voltages are compared to the temperature sensor voltage, thus
creating a two-temperature thermostat function. In addition,
the total output current of the reference (I VREF ) determines the
magnitude of the temperature hysteresis band. The open collec-
tor outputs of the comparators can be used to control a wide va-
riety of devices.
Package Type
q JA
q JC
Units
8-Pin Plastic DIP (P)
103 1
43
°C/W
8-Lead SOIC (S)
158 2
43
°C/W
8-Lead TO-99 Can (J)
150 1
18
°C/W
NOTES
1
q JA is specified for device in socket (worst case conditions).
2
q JA is specified for device mounted on PCB.
CAUTION
1. Stresses above those listed under “Absolute Maximum Rat-
ings” may cause permanent damage to the device. This is a
stress rating only and functional operation at or above this
specification is not implied. Exposure to the above maximum
rating conditions for extended periods may affect device
reliability.
2. Digital inputs and outputs are protected, however, permanent
damage may occur on unprotected units from high energy
electrostatic fields. Keep units in conductive foam or packag-
ing at all times until ready to use. Use proper antistatic han-
dling procedures.
3. Remove power before inserting or removing units from their
sockets.
HYSTERESIS
CURRENT
ENABLE
VREF
1
8
V+
CURRENT
MIRROR
I HYS
SET
HIGH
2
7
OVER
WINDOW
COMPARATOR
SET
LOW
3
6
UNDER
VOLTAGE
REFERENCE
AND
SENSOR
1k W
HYSTERESIS
VOLTAGE
ORDERING GUIDE
GND
4
5
VPTAT
TEMPERATURE
OUTPUT
Temperature Package
Package
Model/Grade
Range l
Description
Option
TMP01
TMP01EP
XIND
Plastic DIP
N-8
TMP01FP
XIND
Plastic DIP
N-8
Figure 1. Detailed Block Diagram
TMP01ES
XIND
SOIC
SO-8
TMP01FS
XIND
SOIC
SO-8
TMP01FJ 2
XIND
TO-99 Can
H-08A
TMP01GBC
+25
°
C
Die
C.
2 Consult factory for availability of MIL/883 version in TO-99 can.
C to +85
°
REV. C
–5–
NOTES
1 XIND = –40
°
11124633.144.png 11124633.145.png 11124633.146.png 11124633.147.png 11124633.149.png 11124633.150.png 11124633.151.png 11124633.152.png 11124633.153.png 11124633.154.png 11124633.155.png 11124633.156.png 11124633.157.png 11124633.158.png 11124633.160.png
 
11124633.161.png 11124633.162.png 11124633.163.png
 
11124633.164.png 11124633.165.png 11124633.166.png
 
11124633.168.png 11124633.169.png 11124633.170.png
 
11124633.171.png 11124633.172.png 11124633.173.png
 
11124633.174.png 11124633.175.png 11124633.177.png
 
11124633.178.png 11124633.179.png 11124633.180.png 11124633.181.png 11124633.182.png 11124633.183.png 11124633.002.png 11124633.003.png 11124633.004.png 11124633.005.png 11124633.006.png 11124633.007.png 11124633.008.png 11124633.009.png 11124633.010.png 11124633.011.png 11124633.013.png
 
11124633.014.png 11124633.015.png 11124633.016.png 11124633.017.png 11124633.018.png 11124633.019.png 11124633.021.png 11124633.022.png 11124633.023.png 11124633.024.png 11124633.025.png 11124633.026.png 11124633.027.png 11124633.028.png 11124633.030.png 11124633.031.png 11124633.032.png 11124633.033.png 11124633.034.png 11124633.035.png 11124633.036.png 11124633.037.png 11124633.038.png 11124633.039.png 11124633.041.png 11124633.042.png 11124633.043.png 11124633.044.png 11124633.045.png
 
11124633.046.png 11124633.047.png 11124633.048.png
 
11124633.050.png 11124633.051.png 11124633.052.png
 
11124633.053.png 11124633.054.png 11124633.055.png
 
11124633.056.png 11124633.057.png 11124633.059.png
 
11124633.060.png 11124633.061.png 11124633.062.png
 
11124633.063.png 11124633.064.png 11124633.065.png 11124633.066.png 11124633.068.png
 
11124633.069.png 11124633.070.png 11124633.071.png
 
11124633.072.png 11124633.073.png 11124633.075.png
 
11124633.076.png 11124633.077.png 11124633.078.png
 
11124633.079.png 11124633.080.png 11124633.081.png
 
11124633.083.png 11124633.084.png 11124633.085.png
 
11124633.086.png 11124633.087.png 11124633.088.png
 
11124633.089.png 11124633.090.png 11124633.092.png 11124633.093.png 11124633.094.png 11124633.095.png 11124633.096.png 11124633.097.png 11124633.098.png 11124633.099.png 11124633.101.png 11124633.102.png 11124633.103.png 11124633.104.png 11124633.105.png 11124633.106.png 11124633.107.png 11124633.108.png 11124633.109.png
Zgłoś jeśli naruszono regulamin